Abstract-This
lation is exploited, which reduces the power consumption as well as the die area and increases the comparison speed. An experimental version of the comparator has been integrated in a standard double-poly double-metal 1.5-pm n-well process with a die area of only 140 x 100 pmz. This circuit, operating under a +2.5/-2.5-V power supply, performs comparison to a precision of 8 b with a symmetrical input dynamic range of 2.5 V (therefore~0.5 LSB resolution is equal to~4.9 mV). T HE FUNCTION of comparison is a crucial, and often a limiting component in the design of high-speed data conversion systems due to its finite accuracy, comparison speed, and power consumption. More advances in MOS technologies allow MOS comparators to be realized for higher speed applications. However, it is difficult to achieve a high speed and a high accuracy (for example, 8 b) at the same time, due to MOS device mismatches. The highest operating speeds of MOS comparators with 8-b precision previously introduced have been limited to sampling rates of 30 and 40 MHz in 1.5-and 2-~m CMOS technologies, respectively [1]- [5] .
This paper presents the design of a very low-power, very small-area, and high-speed CMOS comparator appropriate for use in conventional and sigma-delta analogto-digital converters. The experimental prototype achieving 8-b accuracy with the sampling rates up to 65 MHz is obtained through a very fast circuit configuration, intensive transistor dimension optimization, and careful layout, while no offset canceling techniques are employed. The power consumption of the comparator is only 0.85 mW at 65-MHz clock rate with 32.5-MHz input signal.
Section II of this paper describes the comparator circuit. Its operation in detail and design optimization are examined in Section III. Experimental results are presented in Section IV.
II. COMPARATOR CIRCUIT
The proposed comparator circuit is depicted in Fig. 1 latch circuit, and an S-R latch. The CMOS latch is composed of a n-channel flip-flop (M4, M5) with a pair of n-channel transfer gates (M 8, M9) for strobing and an n-channel switch (Ml 2) for resetting, and a p-channel flipflop (M6, M7) with a pair of p-channel precharge transistors (M1O, Ml 1). @1and @2are the two nonoverlapping clocks . The dynamic operation of this circuit is divided into a reset time interval and a regeneration time interval. The two intervals are approximately between t,and t2and between t2 and t4,respectively, as shown in Fig. 2 . During @2, the comparator is in the reset mode. Current flows through the closed resetting switch M12, which forces the previous two logic state voltages to be equalized. After the input stage settles on its decision, a voltage proportional to the input voltage difference is established between nodes a and b in the end. This voltage will act as the initial imbalance for the foIlowing regeneration time interval. In the meantime, as the n-channel flip-flop is reset, the p-channel one is also reset by the two closed precharge transistors which charge nodes c and d to the positive power supply voltage. As a result, the CMOS latch is set to the astable high-gain mode.
The regeneration is initialized by the opening of switch M12. Since the strobing transistors M8 and M9 isolate the n-channel flip-flop from the p-channel flip-flop when d, is low, the use of two nonoverlapping clocks performs the regenerative process in two steps. The first step of regeneration is within the short time slot between & getting low and o, getting high. The second regeneration step starts when @l gets high and M 8 and A49 are closed. output levels at the end of the regenerative mode and remains in the previous state in the reset mode. There is no slew-rate problem in the regenerative period because the p-channel flip-flop is used instead of two class-A current sources.
The first regeneration step is very important, not only in raising the regeneration speed but in reducing the total input offset voltage. The differential errors caused by the charge injection from M 8 and M9, the mismatches in the p-channel flip-flop, the two precharge transistors, and the S-R latch are divided by the amplification gain in the first regeneration step, when referred to the input as an equivalent offset voltage. Therefore, their contribution to the total equivalent input offset voltage can be neglected if the gain is large enough.
III. OPERATING ANALYSIS AND DESIGN OPTIMIZATION
Our goal is to design a comparator that has optimum comparison speed, high accuracy, and low power consumption. In order to achieve high comparison speed, the minimum channel length is used for all transistors.
A. Regeneration Speed and Equivalent Input Offset Voltage
The comparison mechanism has to be closely explored in order to optimize speed and accuracy. At the time when 42 falls, voltages at nodes a and b decrease because of the clock injection, and in the meantime the currents from Ml and M2 charge the two nodes to resume their voltages. Later, as the conductance of switch M12 becomes smaller than half of the transconductance of M4 and M5, the n-channel flip-flop starts the first step of regeneration. This regeneration process can be approximately analyzed using a small-signal model as shown in Fig. 3 , where the mismatches in the two transistor pairs and their output conductance are ignored. In this equivalent circuit, g~1, g~4, and g012are the transconductances of Ml or M2, M4 or M5 and the conductance of M12, respectively. Co represents the capacitance at node a or b. Then we can derive two differential equations as follows:
1/2 u,ngm, = C. du. (1) (2)
In the equations, vi. is equal to vi~pl -V1,,P2. Voltages V. and vb stand for the increments relative to the voltage at nodes a and b with zero input difference. Solving (1) together with (2) gives
with the time constant T = ca/(gm4 -2 go12).
(4)
Expressions (3) and (4) show that when g012 is smaller than half of g~4,~becomes positive and the first step of regeneration starts. In (3), Vaoand vbo are the increments at the initial moment, and v.b stands for v= -vb. The differential charge injection error, say V., from the fast turn-off of M12 causes V.O-vbo to be different from the value established in the end of the IIast reset mode, which adds some offset to the comparatclr. Therefore the total equivalent input offset voltage can be approximately expressed as Voff,= voff~+ gm4/gm, (voff~+ v,).
In the equation, VO~l and VOmrepresent the offset voltages in the input transistor pair and the n-channel flip-flop transistor pair, respectively. A negligible error can be realized if Ml 2 is sized in relation to the total capacitance C. or Cb and the comparator is laid out symmetrically. The term g~4/g~l VOmis normally smaller than V,ffl since the two transistors in the n-channel flip-flop are at O-V substrate bias.
To optimize the speed of the first regeneration step, the most efficient way is to minimize the time constant. When M12 is switched off, the time constant only depends on the capacitance at node a or b and the transconductance of M4 or M5. The capacitance is related to the sizes of Ml, M2, M4, MS, M8, M9, and M'12. Because the width of Ml 2 also directly affects the resetting speed, let us first have a look at the resetting process.
B. Resetting Process and Resetting Speed
It is shown in (3) that the initial voltage difference, V.O v~o, is very important in the decision of the regenerative direction. Imperfect resetting will cause hysteresis.
As an example, assume that node a is at a high-voltage level before reset. The voltage difference between nodes a and b reduces very quickly at the beginning of the reset. Later the reduction rate slows down. It will have a local minimum at some instant if the current through M12 is equal to the current through i145 while i144 just reaches the edge of conducting, which should be avoided in highspeed applications. Therefore, the width of A44 or M5 and Ml 2 should satisfy the inequality of 11~> 15 at that moment to ensure that there is still some extra current to charge node b. By using a simplified current model, the inequality is
The voltage at node a is about 1.2 V before the reset mode starts because n-channel strobing transistors are used. A value of V. in (6) of several hundred millivolts could be taken. V~,lis about 0.75 V and Vbis about -1.75 V. Solving (6) according to the technological parameters gives as an approximate expression Wlz > 1/4 W4. In the second period of the reset mode, the circuit behavior can be derived using the same small-signal model shown in Fig. 3 . Under the resetting circumstances, we obtain
where~is expressed the same as in (4), Parameters A and B can be decided by some initial conditions. Expressions (7) and (4) indicate that if 2 g012is smaller than g~d it is impossible to have the comparator reset. For W12> 1/4 Wd, 2 gO1zis more than five times g~~when V~~A-VTis / about 0.3 V. The stable values are gwl n4) for v.~and O for v. + Vfi.This V.b is much smaller than Vi~, since g~l and g~4 are about equal in order to obtain a minimum regeneration time constant as discussed later. From (8) we can see that resetting v. + Uh will be no problem if a small time constant for the first step of regeneration is realized.
Knowing the approximate size of M12, now we can optimize the regeneration time constant.
C. Optimization Results
When M12 is off, the time constant in the first regeneration step can be written as r,,~= (cYW4+ CP) /~21z W4/L4KP,,
where a is a parameter. aW4 represents the capacitance related to the width of A44 or M5, and it will also include the capacitances from M12 and A48 or M9 if W12,Wg, and Wg are all chosen to be proportional to Wd. CPis the other parasitic capacitances at node a orb.
For certain current Id, a minimum r,,~can be obtained when the equation aW4 = CP is satisfied. Then the following relations between the transistor widths are derived: W12= 1/3 W4, WI = 2 W4, W8 = W12, Wlo = 2.5 W12, and WG = 2.5 Wl, with the help of SPICE simulations.
A comparator was designed according to those optimum conditions. Taking into account the load effect from the S-R latch and the mismatch from transistor width, W4 is chosen equal to 12 pm. The values of VGs, -J"~P1 and V~s4 -VT.are 0.21 and 0.2 V with ZB = 20 pA, and the symmetrical dynamic range is about 2.5 V. The reference current can be increased to raise the comparison speed. However, VGs, -V~Plwill be larger, and a larger offset voltage will result. The simulated transient analysis shows the comparator can still perform comparison with l-mV sensitivity for sampling rates of 150 MHz with lB = 40 pA.
With these dimensions the total capacitance at node a or b is about 0.05 pF. The time constant of the first step regeneration can be calculated to be 0.25 ns for ZB = 20 VA. Therefore, the amplification gain will be 54 within 1 ns, while for the structure in [1], a time period of about 13.5 ns will be needed to obtain the same gain since the amplification is linear. Yet another several nanoseconds are needed to let the preamplifier set up the charging current, gnl v,.. Therefore, a resetting time internal, i.e., when @l is low, of more than 15 ns will be necessary, which obviously limits the comparison speed. The resetting interval plus the period for the first step of regeneration of the comparator presented here can be as small as 3 ns according to the simulation results. Another advantage is that when o, is high, the comparator has been ready to regenerate while the comparator in [1] first needs some time to charge the drain nodes of the n-channel flip-flop to a voltage higher than the threshold.
The comparator has been used in an oversampling sigma-delta modulator [7] . When it is employed in a flash converter, the effects of kickback noise have to be considered. The effects can be greatly reduced by introducing a sampling switch controlled by~z or 42, (42, is a clock phase a bit earlier than 42) and a small capacitor with a value, say, of 0.1 pF before each of the comparator inputs. In order to reduce the charge injection error, these two switches must be sized as small as possible in relation to the total capacitance at the comparator input sides, and the whole structure must be laid out symmetrically.
IV. EXPERIMENTAL RESULTS
A chip photograph of the die is shown in Fig.  4 . Fifty chips are measured. About 40% of the chips exhibit an offset voltage less than 3.3 mV and sensitivity within 1.5 mV up to a sampling rate of 65 MHz. The highest offset plus sensitivity measured is 10.6 mV, which is about 7-b accuracy. It is believed that the offset voltage can be reduced by increasing the transistor dimensions [6] at the expense of comparison speed. 
